

**SYNCHRONISM PHASE-SWITCHING CIRCUIT
FOR THE RECOVERY OF RECEIVED DATA**

Field of the Invention

The present invention relates to the field of telecommunications, and, more particularly, to the transmission of data in a digital format such as
5 synchronous data transmission. Furthermore, the invention relates to recovering data from a data flow received from a communication channel in which the data is transmitted serially and in baseband.

Background of the Invention

10 It is necessary to know precisely a so-called "bit time" during the synchronous transmission of serial digital data in baseband. The bit time is the period of time during which each individual bit of data is transmitted and travels on the communication
15 channel. The bits are transmitted in series and travel in the form of pulses. Further, each pulse occupies (at least theoretically) its own elemental time interval ("time slot"), which is also called a "unitary interval" or "UI". The duration of this elemental time
20 interval is the reciprocal of the data-transmission rate (i.e., the data rate).

After normal processing for automatic equalization and squaring, the received signal is in

the form of square pulses. In order to reconstruct the value of an individual bit of data arriving on the communication channel, the receiving circuits have to know precisely the moment at which the bit arrives, 5 i.e., the moment of arrival of the pulse that corresponds to the bit.

Data codes of various types are used in semi-duplex serial transmission. When the shape of the signal within the time domain and its spectral content 10 are processed by the receiving circuits, they can identify the moment in time at which the arriving pulse should be evaluated as the value of the arriving bit of data. The process of identifying the moment at which to evaluate the pulses is called clock data recovery 15 (CDR).

There are various known prior art methods of recovering clock data. A summary of these methods is provided, for example, in B. Razavi, "Design of Monolithic Phase-Locked Loops and Clock Recovery 20 Circuits - A Tutorial", IEEE Press, 1995. These methods are described with reference to applications in which the data is transmitted in baseband with non-return-to-zero (NRZ) code. In particular, the use of circuits for switching between a plurality of digital 25 phase signals to identify and follow the timing of the data received is described.

In addition to the NRZ code, another type of code which is known and used in the synchronous serial transmission of digital data in baseband is code mark 30 inversion (CMI) code. CMI code is used, for example, within the field of synchronous data transmission in accordance with the synchronous digital hierarchy (SDH) standard. The SDH standard prescribes predetermined

transmission rates, for example: 51.84 Mbit/s (base rate), 155.52 Mbit/s, 622.08 Mbit/s, etc. All of the prescribed transmission rates are whole multiples of the base rate.

5 In accordance with the SDH standard, Recommendation G.703 issued by the CCITT committee of the International Telecommunication Union (ITU) prescribes the electrical/physical characteristics of the hierarchical digital interfaces to be used to
10 interconnect components of digital networks which conform to the SDH standard. In particular, Recommendation G.703 prescribes the type of data code to be used for each transmission rate. For example, for 155.52 Mbit/s transmission/receiving interfaces
15 (also known as bidirectional or transceiver interfaces), CMI code should be used.

CMI code is a code with two levels A1 and A2. These levels are typically low and high, and a binary "0" is encoded to have the two levels A1 and A2, in
20 succession, each for a period equal to half of the bit-time. A binary "1" is encoded by one or the other of the two levels A1 or A2, which is maintained throughout the bit time. The two levels A1, A2 alternate for successive binary "1"s.

25 CMI code intrinsically incorporates a strong clock signal. The known solutions for clock data recovery for codes which intrinsically carry a strong clock signal provide for an analog phase-locked loop (PLL) circuit. This PLL circuit operates at a
30 frequency of twice the data transmission rate (the data rate) to be able to control the content at twice the intrinsic frequency of the CMI code.

It is also known in the art to use digital PLL circuits which use a rapid clock signal or a multi-phase local clock signal. This signal is a signal which includes a plurality of clock signals out of
5 phase with one another in time. Such PLL circuits may also follow the data received and dynamically select the best phase for sampling the data. Such a circuit is known by the name of a phase-switching CDR circuit. It includes a switching circuit which receives as
10 inputs a number N clock signals or synchronism phases spaced at regular time intervals. This circuit can select which of the phases is best for use as a synchronism signal for sampling the next bit of data.

In these circuits, however, there exists a
15 problem in preventing the production of false signals or glitches caused by spurious transitions. Such false signals could cause incorrect sampling of the incoming bit of data during the change from one phase to the phase following or preceding it in terms of time delay.
20 This gives rise to vibrations (i.e., jitter) in the recovery of the arriving clock data.

Summary of the Invention

An object of the present invention is to provide a switching circuit, particularly for use as a
25 synchronism-phase switching circuit, which is substantially immune to the above-mentioned problems and, in particular, is substantially immune to false signals or glitches during the change from one phase to the adjacent phase. As a result, the recovery of the
30 incoming clock data has a high tolerance to jitter.

According to the present invention, a switching circuit is provided for switching an output

to one of a plurality of N input clock signals which are delayed relative to one another. The switching circuit includes circuit means responding to a control signal to enable the transmission, on the output
5 signal, of a new signal of the plurality of input signals. The new signal is advanced or delayed relative to a current signal of the plurality of input signals which is currently transmitted on the output signal. The circuit means enables the transmission of
10 the new signal before disabling the transmission of the current signal on the output signal to prevent the production of false signals during the switching of the output signal from one of the clock signals to another.

Brief Description of the Drawings

15 The characteristics and advantages of the present invention will become clearer from the following detailed description of an embodiment thereof, illustrated purely by way of non-limitative example in the appended drawings, in which:

20 FIG. 1 is a schematic block diagram of a circuit for receiving a flow of data including a synchronization-phase switching circuit according to the present invention;

25 FIG. 2 is a more detailed schematic block diagram of the synchronization-phase switching circuit of FIG. 1;

FIG. 3 is a more detailed schematic diagram of a circuit block of the synchronization switching circuit of FIG. 2, and

30 FIGS. 4 and 5 are timing diagrams of the most significant signals of the circuit of FIG. 2

respectively showing two cases of switching between synchronization phases.

Detailed Description of the Preferred Embodiments

5 With reference to the drawings, a basic block diagram of a circuit for receiving a data flow is illustrated in FIG. 1. A signal line BK coming from a communication channel carries a flow of data being received, particularly a serial flow of baseband
10 digital data, for example, with a CMI code. The signal line BK is connected to an input of a phase comparator 1 and, in parallel, to data-detection circuitry 2. A synchronization signal CKS is also supplied as an input to the phase comparator 1 and to the data-detection
15 circuitry 2. The synchronization signal CKS is used by the circuitry 2 for sampling the data on the signal line BK.

 The synchronization signal CKS is output by a synchronization phase-switching circuit 3. The phase-
20 switching circuit 3 receives as inputs a plurality of N phases or local clock signals CK1-CKN of equal period T and delayed relative to one another by fractions of the period T, for example, with uniform delays T/N of one relative to the next. In a particular example of use,
25 the N local clock signals CK1-CKN are generated by a delay-locked loop circuit (DLL) 4 which generates the N signals CK1-CKN from a single local clock signal CK of period T, generated locally. The synchronism signal CKS is one of the N signals CK1-CKN. The period T of
30 the signals CK1-CKN is nominally equal to the bit time in the data flow arriving on the signal line BK. That is, it corresponds to the transmission data rate apart from the tolerances in the frequency values of the

quartz crystals which generate the clock signals during transmission and receipt.

The phase comparator 1 compares the signal on the signal line BK and the signal CKS. The phase
5 comparator 1 outputs signals which are schematically indicated in the drawing by the signal +/- and are representative of the phase advance or delay between the signal CKS and the signal arriving on the signal line BK. The signals +/- are supplied as inputs to a
10 processing circuit 5.

The processing circuit 5 may include filters, serializers, or other means for controlling the dynamic response of the loop formed by the phase-switching circuit 3, the phase comparator 1, and the processing
15 circuit 5 itself. In particular, the processing circuit 5 may include a counting circuit or counter. The counter increases or decreases the count based upon of the signals +/- and supplies the current result of the count to the switching circuit 3 in the form of an
20 encoded word CNT.

Referring to the block diagram of FIG. 2, a particular embodiment of the synchronism-phase switching circuit 3 is shown in which the number N of local clock signals CK1-CKN is sixteen. It is
25 important to note that this number provides only one possible example and should not be understood as limiting the present invention.

The switching circuit 3 includes a plurality of N substantially identical circuit blocks 31-316
30 equal to the number of phases to be switched (sixteen in the example shown). Each of the blocks 31-316 receives as an input a respective one of the N local clock signals CK1-CK16. The switching circuit 3 also

includes a decoding circuit 6 which receives and decodes the encoded word CNT supplied by the processing circuit 5. The decoding circuit 6 outputs N signals S1-S16, each of which is supplied as an input to a
5 respective one of the N blocks 31-316.

Each of the blocks 31-316 outputs a respective synchronism signal EN_CK1-EN_CK16 which, when enabled, substantially coincides with the respective local clock signal CK1-CK16 input to the
10 block. The signals EN_CK1-EN_CK16 are supplied as inputs to an AND gate 7. The output of the AND gate 7 provides the synchronism signal CKS, i.e., the local clock signal selected from the N local clock signals CK1-CKN.

15 In addition to the respective signal EN_CK1-EN_CK16, each block 31-316 outputs a further respective signal K1-K16 which is supplied as an input to the block preceding and to the block following the block itself. In other words, a generic block 3i (where $2 \leq$
20 $i \leq 15$) generates, in addition to the respective signal EN_CKi, a further respective signal Ki. The signal Ki is supplied as an input to the block 3(i-1) and to the block 3(i+1). The signal K1 generated by the block 31 is supplied to the block 316 as well as to the next
25 block 32. Similarly, the signal K16 generated by the block 316 is supplied to the block 31 as well as to the preceding block 315. The blocks 31-316 are thus connected to form a ring.

A detailed diagram of one possible embodiment
30 of the internal structure of the blocks 31-316 may be seen in FIG. 3. The respective signal Si coming from the decoding circuit 6 is supplied as an input to a chain of, for example, three D-type flip-flops FF1-FF3,

i.e., three D-type flip-flops in which the (direct) output of one flip-flop is supplied to the input of the following flip-flop. The logic complement of the respective local clock signal CKi is supplied as a
5 clock signal to the control or clock inputs of the flip-flops FF1-FF3, which act on the leading edges of the clock signals applied to them.

The (direct) output of the last flip-flop of the input chain (i.e., the output (node N1) of the
10 flip-flop FF3) is supplied as an input to a further D-type flip-flop FF4. The control or clock input (which acts on the leading edge of the clock signal applied thereto) of the flip-flop FF4 also receives the logic complement of the signal CKi. The (direct) output of
15 the flip-flop FF4 (node N2) is supplied to a first input of an AND gate A1 and, in parallel, to a first input of an OR gate O1. A second input of the AND gate A1 and a second input of the OR gate O1 receive the direct output of the flip-flop FF3 (node N1). A third
20 input of the AND gate A1 and a third input of the OR gate O1 receive the direct output of the flip-flop FF2 (node N3).

The direct output of the flip-flop FF2 is also supplied to a first input of an AND gate A2. The
25 logic complement of the (direct) output of the flip-flop FF3 is supplied to the second input of the AND gate A2 by an inverter I1. This produces a detect transition signal on the signal Si.

The output of the AND gate A2 (node N4) is
30 supplied as an input to a chain of two D-type flip-flops FF5, FF6, of which the control or clock inputs (which act on the leading edges supplied thereto) receive the local clock signal CKi. The direct output

of the flip-flop FF6 corresponds to the signal K_i which is supplied to the block $3(i-1)$ which precedes the block $3i$ (or to the block 316 when the block $3i$ is the block 31), and to the block $3(i+1)$ which follows the
5 block $3i$ (or to the block 31 when the block $3i$ is the block 316).

The output of the AND gate A2 is also supplied to a first input of a triple OR gate O2. A second input of the triple OR gate O2 is supplied with
10 the output signal of the AND gate A1 (node N5). The output of the OR gate O2 (node N6) is supplied to a first input of an AND gate A3. A second input of the AND gate A3 receives the output of the OR gate O1 (node N7). The output of the AND gate A3 (node N8) is
15 supplied as an input to a D-type flip-flop FF7, of which the control or clock input (which acts on the leading edge of the signal applied thereto) receives the logic complement of the local clock signal CK_i . The direct output EN_i of the flip-flop FF7 is supplied
20 to a first input of a NAND gate NA1 and also as feedback to a third input of the triple OR gate O2. The second input of the NAND gate NA1 receives the logic complement of the local clock signal CK_i .

A resetting input of the flip-flop FF7
25 receives the output of a NOR gate NO1, the two inputs of which receive the signals $K(i-1)$ and $K(i+1)$ from the block $3(i-1)$ preceding the block $3i$ (or the signal K_{16} from the block 316 if the block $3i$ is the block 31) and from the block $3(i+1)$ following the block $3i$ (or the
30 signal K_1 from the block 31 if the block $3i$ is the block 316), respectively. The output of the NAND gate NA1 corresponds to the signal EN_CK_i which is supplied, together with the output signals of the remaining

blocks, to the AND gate 7 of FIG. 2 to generate the selected clock signal CKS.

The circuit operates as follows. With reference to FIG. 1, the phase comparator 1 makes a
5 phase comparison between the signal arriving on the signal line BK, carrying the flow of data being received, and the current synchronism signal CKS. According to the outcome of the comparison (i.e., according to whether the current synchronism signal CKS
10 is advanced or delayed relative to the signal BK), the phase comparator 1 instructs the processing circuit 5, and, more specifically, the counter contained therein, to increase or decrease the count.

The current count value held in the counter
15 5, which is encoded in the word CNT, is supplied to the phase-switching circuit 3. With reference to FIG. 2, the decoding circuit 6 provided in the phase-switching circuit 3 decodes the word CNT and consequently activates one of the signals S1-S16, leaving the
20 remaining signals S1-S16 deactivated. The activation of one of the signals S1-S16 causes selection of the respective block 31-316.

With reference now to FIG. 3, the chain of flip-flops FF1-FF3, which samples the respective
25 selection signal Si for a suitable number of periods T of the respective local clock signal CKi, serves to substantially prevent metastability. This provides a safety margin against the spurious selection of the block 31-316 corresponding to the signal S1-S16 that is
30 activated, where such spurious selection may be caused by false activations or glitches of the signal Si.

The output signal ENi of the flip-flop FF7 acts as an enabling signal for the signal EN_CKi. When

the block 3i is not selected (i.e., when the respective signal S_i is at a low logic level), the enabling signal EN_i is at the low logic level and the signal EN_CK_i is forced to the high logic level. In fact, since the
5 nodes N_1 , N_2 and N_3 are all at the low logic level, the output of the OR gate O_1 (node N_7) is at the low logic level so that the output of the AND gate A_3 is at the low logic level.

When the selection signal S_i is activated
10 (i.e., brought to the high logic level) and kept at that level for more than three periods T of the local clock signal CK_i , the nodes N_1 , N_2 and N_3 are brought to the high logic level. More specifically, the first node which is brought to the high logic level is the
15 node N_3 , and this immediately brings about a transition of the node N_7 to the high logic level, thus enabling the AND gate A_3 . At the same time, the node N_4 (the output of the AND gate A_2 which, together with the inverter I_1 , forms a pulse shaper) is also brought to
20 the high logic level so that the node N_6 , and hence the node N_8 , are also brought to the high logic level.

The flip-flops FF_1 - FF_3 are controlled by the logic complement of the signal CK_i and load the datum present at their inputs when there is a leading edge of
25 the logic complement, i.e., a trailing edge of the signal CK_i . Thus, upon the next trailing edge of the signal CK_i , and hence after a period T , the node N_1 is also brought to the high logic level. This causes the node N_4 to fall to the low logic level. However, upon
30 the same trailing edge of the signal CK_i , the high logic level present at the node N_8 is sent forward to the output of the flip-flop FF_7 , i.e., the signal EN_i is brought to the high logic level, enabling the NAND

gate NA1. Once the enabling signal ENi has been activated, the NAND gate NA1 will have its first input at "1" and will therefore operate as an inverter on the signal supplied to its second input (i.e., the logic complement of the local clock signal CKi). After the enabling signal ENi has been activated, the output EN_CKi of the block therefore coincides substantially with the local clock signal CKi. The signal EN_CKi thus starts to switch in synchronization with the local clock signal CKi.

The pulse of duration T at the node N4 is sent forward again to the output of the flip-flop FF6 (i.e., on the signal Ki) with a delay of $(3/2)T$. This pulse, which is supplied to the blocks $(3i-1)$ and $3(i+1)$ preceding and following the block $3i$, respectively, resets the respective flip-flops FF7 in these blocks and thus changes the respective signals EN(i-1) and EN(i+1) to the low logic level. This forces the respective signals EN_CK(i-1) and EN_CK(i+1) to the high logic level.

In other words, the pulse on the signal Ki forces the signals EN_CK(i-1) and EN_CK(i+1) of the blocks adjacent the block $3i$ to the high logic level. Stated in yet another way, the enabling of a generic block $3i$ not only brings about activation of the respective output signal EN_CKi in synchronism with the trailing edge of the local clock signal CKi, but is also the event which brings about the deactivation (the forcing to the high logic level) by the selected block of the output signals of the two blocks adjacent thereto.

The timing diagrams shown in FIGS. 4 and 5 will aid in a better understanding of the operation of

the circuit according to the invention. In particular, FIG. 4 shows a situation in which the phase comparator 1 detects that the synchronism signal CKS coinciding with the generic signal CK(i-1) of the set of N signals Ck1-CKN is advanced relative to the intrinsic timing of the flow of data arriving at BK. The switching circuit 3 therefore has to switch the signal CKS from the signal CK(i-1) to the signal CKi, which is delayed relative to the signal CK(i-1) by a further period fraction T/N. At the moment t1, the decoder 6 activates the selection signal Si of the block 3i and deactivates the selection signal S(i-1) of the block 3(i-1). In the block 3i, at the moment t2 the enabling signal ENi is activated in synchronism with the trailing edge of the respective signal CKi.

From this moment, the signal EN_CKi which was previously forced to the high logic level, starts to switch in synchronism with the signal CKi. At the moment t3, the pulse Ki is activated and forces the signal EN(i-1) to the low logic level, disabling the respective output EN_CK(i-1). The signal CKS, which coincided with the signal EN_CK(i-1) up to the moment t2 (the moment at which the signal EN_CKi was activated), coincides with the signal EN_CKi from the moment t3. When the switching takes place, the trailing edge FE of the signal CKS still coincides with the trailing edge of the signal EN_CK(i-1), whereas the subsequent leading edge RE coincides with the leading edge of the signal EN_CKi.

As may be seen in the detail shown on an enlarged scale in FIG. 4, the switching of the signal CKS from the signal EN_CK(i-1) to the signal EN_CKi corresponds, in this case, to a lengthening of the time

for which the signal CKS remains at the low logic level. Relative to the trailing edge FE, the leading edge RE is delayed relative to the leading edge RE' which would occur if the signal CKS were to remain coincident with the signal EN_CK(i-1). It should be noted that the signal EN_CKi is enabled before the signal EN_CK(i-1) is disabled, in accordance with a "make before break" method.

On the other hand, a situation is illustrated in FIG. 5 in which the phase comparator 1 detects that the synchronism signal CKS coinciding with the generic signal CKi of the set CK1-CKN is delayed relative to the intrinsic timing of the arriving flow of data BK. The switching circuit 3 therefore has to switch the signal CKS from the signal CKi to the signal CK(i-1) which is advanced relative to the signal CKi by a period fraction T/N. At the moment t1, the decoder 6 activates the selection signal (Si-1) of the block 3(i-1) and deactivates the selection signal Si of the block 3i. In the block 3(i-1), the enabling signal EN(i-1) is activated at the moment t2, in synchronism with the trailing edge of the respective signal CK(i-1).

From this moment, the signal EN_CK(i-1), which was previously forced to the high logic level, starts to switch in synchronism with the signal CK(i-1). At the moment t3, the pulse K(i-1) is activated and forces the signal ENi to the low logic level, disabling the respective output EN-CKi (i.e., forcing it to the high logic level). The signal CKS is forced to the low logic level by the signal EN_CK(i-1) at the moment t2 (the moment at which the signal EN_CK(i-1) is activated).

When the switching takes place, the leading edge RE of the signal CKS still coincides with the leading edge of the signal EN_CKi, whereas the next trailing edge FE coincides with the trailing edge of the signal EN_CK(i-1). As can be seen in the detail shown on an enlarged scale in FIG. 5, the switching of the signal CKS from the signal EN_CKi to the signal EN_CK(i-1) corresponds, in this case, to a shortening of the time for which the signal CKS remains at the high logic level. Relative to the leading edge RE, the trailing edge FE is in advance of the trailing edge FE' that would occur if the signal CKS were to remain coincident with the signal EN_CKi. In this case, the signal EN_CK(i-1) is also enabled before the signal EN_CKi is disabled.

Thus, in neither case are spurious transitions (glitches) produced on the synchronism signal CKS. By virtue of the make before break method of enabling the signals EN_CKi, there is substantially no risk of the old signal EN_CKi being disabled before the new signal has effectively been enabled. This could otherwise cause glitches in the synchronism signal CKS because of delays in the enabling of the new signal EN_CKi.

It is clear that the foregoing description relates merely to one of the possible practical embodiments of the present invention. Those of skill in the art will be able to provide for variants and/or additions to the embodiment described and illustrated without departing from the scope of the invention defined in the appended claims.

Moreover, although the description provided refers to a switching circuit to be used for switching

synchronism phases in the field of the synchronous serial transmission of digital data, clearly this application is not limiting. That is, the switching circuit according to the invention may be used, more
5 generally, wherever there is a need to perform a switching of a signal to one of a plurality of timing signals which are delayed relative to one another without the risk of giving rise to glitches.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100